answersLogoWhite

0


Best Answer

In VHDL, std_logic is a data type. It is assigned to input and / or output variables. It means that the variable is a standard logic type i. e. a logic bit which accepts or provides one bit data, either 1 or 0.

User Avatar

Wiki User

12y ago
This answer is:
User Avatar

Add your answer:

Earn +20 pts
Q: What is STD logic in vhdl?
Write your answer...
Submit
Still have questions?
magnify glass
imp
Related questions

What is the Difference between verilog and vhdl language?

C is a high level language that is compiled into machine language for specific system. The system implements some sort of state machine that can process the compiled machine language. In VHDL you have to design the statemachine itself. Furthermore VHDL is compiled into logic primitives that could be built by logic gates which itself could be realized with transistors. C is a programming language. VHDL is a hardware description language.


What is meant by an architecture in VHDL programming?

While implementing a system in VHDL, we consider two major aspects. One is the external view of the system and the other is the internal view. To represent these two, we have entity and architecture in VHDL programming. Hence, architecture in VHDL provides the internal structure (or functioning or logic) of the system to be designed.


Why 1164 used in encoder vhdl programming?

VHDL program follows IEEE library. This means that all the data types, commands, keywords etc. used in a VHDL program are stored in a library called IEEE library. This library will be available in the EDA tool which is executing the VHDL program. 1164 is a package where all the logic gates are defined. This is a sub part of IEEE library. As encoder program requires logic gates, we need to use 1164 package in the code.


What does the acronym VHDL stand for?

The acronym VHDL can have several different meanings depending on the subject you are discussing. Some of these meanings include; Very High Density Logic,Virtual Hardware Description Language and Very High Density Lipoprotein.


Full form of vhdl?

There is not any fullform of verilog.Infact the whole word is called "Verilog HDL" which is "Verilog Hardware Description Language".


What is VHDL calculators?

A virtual calculator can be implemented using VHDL. We call it VHDL calculator.


What has the author Frank A Scarpino written?

Frank A. Scarpino has written: 'VHDL and AHDL digital system implementation' -- subject(s): Computer-aided design, Logic circuits, Electronic digital computers, Data processing, System design, Circuits, VHDL (Computer hardware description language)


What has the author William Kleitz written?

William Kleitz has written: 'Digital electronics with VHDL, Quartus version' -- subject(s): Digital electronics, VHDL (Computer hardware description language), Data processing 'Digital and Microprocessor Fundamentals' -- subject(s): Logic circuits, Digital electronics, Microprocessors 'Instructors Solution Manual'


What are the supporting functions by vhdl?

VHDL provides conversion functions and resolution functions.


Is VHDL text or graphic programmed?

VHDL is a text based programming language.


What is the vhdl code for binary to hex convertion?

vhdl code for binary to Hexadecimal ?


Vhdl code for assending order of numbers?

vhdl code for ascending order of numbers