answersLogoWhite

0

Still curious? Ask our experts.

Chat with our AI personalities

RossRoss
Every question is just a happy little opportunity.
Chat with Ross
DevinDevin
I've poured enough drinks to know that people don't always want advice—they just want to talk.
Chat with Devin
TaigaTaiga
Every great hero faces trials, and you—yes, YOU—are no exception!
Chat with Taiga

Add your answer:

Earn +20 pts
Q: What do mean by reset active low in vhdl programming?
Write your answer...
Submit
Still have questions?
magnify glass
imp
Continue Learning about Engineering

What is the Difference between verilog and vhdl language?

C is a high level language that is compiled into machine language for specific system. The system implements some sort of state machine that can process the compiled machine language. In VHDL you have to design the statemachine itself. Furthermore VHDL is compiled into logic primitives that could be built by logic gates which itself could be realized with transistors. C is a programming language. VHDL is a hardware description language.


How do you build 8085 using vhdl?

VHDL is a hardware description language. It describes the functionality of a hardware as a program. If we know the architecture of 8085, the same can be implemented or coded using VHDL.


How vhdl acts as an exchange medium between chip vendors and cad tool users?

CAD means computer aided design. CAD tools are used to design chips virtually on a computer. Programming languages like VHDL, Verilog, System C, Syatem Verilog are used for this purpose. The successful designs of these languages can be fabricated into chips.


What is full form of vhdl?

vhdl-v stands for vhsic...that is very high speed integrated circuit...and hdl means hardware description language Introduction to VHDL Full form :- Very high-speed integrated circuit hardware description language INTRODUCTION: VHDL stands for very high-speed integrated circuit hardware description language. Which is one of the programming language used to model a digital system by dataflow, behavioral and structural style of modeling. This language was first introduced in 1981 for the department of Defense (DoD) under the VHSIC programe. In 1983 IBM, Texas instruments and Intermetrics started to develop this language. In 1985 VHDL 7.2 version was released. In 1987 IEEE standardized the language. http://www.electronicsgyan.com/introvhdl.aspx


Is VHDL and VLSI same?

No.VHDL stands for VHSIC Hardware Description Language, it is a textual digital hardware design language with a syntax based on the computer programming language Ada. Both Ada and VHDL were developed to meet requirements of the Department of Defense and standardized under IEEE 1076 (which has undergone multiple revisions) - there is a language called Verilog that provides similar features but with a syntax based on the computer programming language CVLSI stands for Very Large Scale Integration, it is the process of creating an integrated circuit (IC) by combining thousands of transistors into a single chip, VLSI began in the 1970s