answersLogoWhite

0

Because they are universal, which means you can build entire circuits out of only NAND or NOR gates, instead of combinations of OR, AND and the other gates. As a result, companies buy bulks of NAND gates to save money, because ordering one thing in huge numbers will always be cheaper than buying various things at the same number for the manufacture.

User Avatar

Wiki User

12y ago

Still curious? Ask our experts.

Chat with our AI personalities

FranFran
I've made my fair share of mistakes, and if I can help you avoid a few, I'd sure like to try.
Chat with Fran
TaigaTaiga
Every great hero faces trials, and you—yes, YOU—are no exception!
Chat with Taiga
LaoLao
The path is yours to walk; I am only here to hold up a mirror.
Chat with Lao

Add your answer:

Earn +20 pts
Q: Why are NAND gates cheaper to make than others?
Write your answer...
Submit
Still have questions?
magnify glass
imp
Continue Learning about Electrical Engineering

Minimum number of nand gates required to form full and half adder?

Check this link http://www.dumpt.com/img/viewer.php?file=bd6b3mqsa66fhr6c76l1.bmp


What are the advantages of universal logic gates?

THE MAIN ADVANTAGE OF THE UNIVERSAL LOGIC GATES IS THAT IT CAN BE USED TO MADE ANT KIND OF LOGIC GATE .......BY USING IT . NAND AND NOR ARE CALLED AS UNIVERSAL GATES ARE USED TO MAKE ANY GAATES AS OR ,AND, XNOR,NOT. logic gates are used in many everyday electronic devices such as tv's, computers and telephones.


How many 2-input and gates can replace n-input and gate Does that apply for nand gates as well?

for a two input gate to represent as an n-input gate excatly n-1 two input gates are required. this implies that for a two input OR gate to represent a four input OR gate exactly three two input OR gates are required let F is =a+b+c+d =(((a+b)+c)+d) =((a+b)+(c+d)) in both the above cases + is used three times so three two input OR gates make a four input OR gates. This discussion doesnot hold good for NAND gates an example can illlustrate the reson:- take F=(a.b.c.d)'=a'+b'+c'+d' --------------------------->(1) (this is obtained by a four input NAND gate) let us take this in the manner we did it for an OR gate and we will then verify the result. =((a.b)'(c.d)')' =((a'+b').(c'+d'))' =(a'+b')'+(c'+d')' =ab+cd <------------------------(2) (1)is not equal to (2) so we can say that a NAND gate cannot be replaced in the manner as OR gate is replaced


Full subtractor circuit using x-or gate?

To make a full subtractor, you need an XOR and a NAND gate.


How many XNOR gates does it take to make a 4 bit binary comparator?

4